

Amplifier Configuration

circuit -1


Aim:

To perform the DC, Transient, AC Analysis of a Common Source amplifier circuit using LTSpice and extract the associated parameters.

Components Required:

TSMC 180nm NMOS transistor (CMOSN), PMOS transistor (CMOSP), source resistor and voltage sources(3)

Circuit Diagram:



given parameters:

$V_{ov}=0.25V$, $V_{th}=0.36V$ (NMOS), V_{th} (PMOS) $=-0.39V$, $V_{DD}=1.2V$, $P<=0.4mW$, $L=180nm$

Procedure

- 1.Design the CS amplifier as per the circuit diagram using LTSpice.
- 2.Set the components values as per the given parameters.

3.Create a new folder and save the LTSpice file in this folder along with the library file

4.Calculate the current value for the given power=0.4mw

a)Dc Analysis:

DC Analysis is done to check if the MOSFET is operating in the saturation region and to obtain the DC operation point.

procedure:

1.After setting up the circuit as per the circuit diagram, apply the dc voltage VDD=1.2V and Vgs=0.61

2.Go to Simulate option in the tab and the DC opt option and click 'ok'. 3.Click on run to run the circuit. 4.DC operating point is obtained.

Calculation(NMOS):

assume VRS=0.2V

$V_{ov} = V_{GS} - V_{th}$

Vgs=0.61

$V_{out} = V_{DS} + V_{RS}$

$V_{out} = V_{DD}/2 + V_{RS}$

Vout=0.8v

$P = V \cdot I \text{---(1)}$

I=0.2mA

$V_g = V_{gs} + V_{rs} \text{---(2)}$

$V_g = 0.61 + 0.2 = 0.81V$

$V_{ds} \geq V_{gs} - V_{th} \text{---(3)}$

$V_{ds} \geq 0.25v \text{---(it is in saturation state)}$

$V_{ds} = I_d \cdot R_s$

Rs=1kohm

PMOS:

$$V_{ov} = V_{sg} - |V_{th}| = V_{SGsg} = 0.64$$

$$V_s - V_g = 0.64$$

$$V_s - 0.64 = V_g \quad (4) \quad (V_s = V_{DD} = 1.2V)$$

$$V_g = 0.56V$$

$$I_d(\text{PMOS}) = K_n' w (V_{sg} - |V_{th}|)^2 / 2 * L \quad \text{----}(5)$$

$$T_{ox} = 4.1 * 10^{-9}$$

$$\epsilon_{ox} = 3.98.85410^{-12}$$

$$U_0 = 115.689 * 10^{-4}$$

solving 5th equation , we get W as,

$$W = 11.823 \mu m$$

$$I_d(\text{NMOS}) = K_n' w (V_{gs} - V_{th})^2 / 2 * L \quad \text{----}(6)$$

$$T_{ox} = 4.1 * 10^{-9}$$

$$\epsilon_{ox} = 3.98.85410^{-12}$$

$$U_0 = 273.809 * 10^{-4}$$


from 6th equation v will gwt W as

$$W = 4.997 * 10^{-6}$$


if we substitute these values in simulation we get,

I_d has 100uA ,to get I_d has 200uA, we have to increase the width of PMOS and NMOS

$W_{pmos} = 58.823 \mu$ $W_{nmos} = 25.9954 \mu$ for these values we will get I_d has 200uA



b) Transient Analysis:



Input:

SINE(0.81 10m 1k)

10m = Peak amplitude

$V_{in}(p-p) = 20 \text{ mV}$


-Measured $V_{out} \approx 123 \text{ mV}$ (approx)


$-A_v = V_{out}(p-p) / V_{in}(p-p)$

$A_v \approx 6.30 \text{ V/V}$

$-A_v(\text{dB}) \approx 16 \text{ dB}$

c)AC Analysis:





$$g_m = 2I_d / V_{ov}$$

$$g_m = (2 \times 200\mu A) / 0.25$$

$$g_m = 1.6 \text{ mS}$$

$$\text{Assume } \lambda = 0.1$$

$$r_o = 1 / (\lambda I_d)$$

$$r_o = 1 / (0.1 \times 200\mu A)$$

$$r_o = 50 \text{ k}\Omega$$

$$(r_{o_n} \parallel r_{o_p}) \approx 25 \text{ k}\Omega$$

$$A_v = -g_m (r_{o_n} \parallel r_{o_p}) / (1 + g_m R_s)$$

$$A_v = (-1.6 \text{ mS} \times 25 \text{ k}\Omega) / (1 + (1.6 \text{ mS} \times 1 \text{ k}\Omega))$$

$$A_v \approx -15.38 \text{ V/V}$$

$$A_v(\text{dB}) = 20 \log(15.38)$$

$$A_v(\text{dB}) = 23.74 \text{ dB}$$

$$\text{High cutoff frequency (f}_H\text{)} = 376.34 \text{ MHz}$$

$$\text{Low cutoff frequency (f}_L\text{)} \approx 0 \text{ Hz}$$

$$\text{Bandwidth: BW} = 376.34 \text{ MHz}$$

Comparison:

Theoretical Gain = 23.74 dB

Simulated Gain = 16 dB

Theoretical A_v = 15.38 V/V

Simulated A_v = 6.30 V/V

Bandwidth = 376 MHz

Inference:

Simulated gain is lower due to:

Channel length modulation

Source degeneration resistance

Non-ideal MOS effects

AC gain differs from transient gain due to small signal assumption in AC analysis.

result:

amplifier theoretically achieves 23.74 dB gain with 376 MHz bandwidth, but in simulation, the gain drops to 16 dB (6.3 V/V) due to practical MOSFET non-idealities.